



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/056,224 | 01/22/2002 | Hari K. Ravichandran | P2678 | 6880 |

33438 7590 03/01/2005

HAMILTON & TERRILE, LLP
P.O. BOX 203518
AUSTIN, TX 78720

| |
|----------|
| EXAMINER |
|----------|

MATTHEW, AARON D

| | |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2114

DATE MAILED: 03/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/056,224

Applicant(s)

RAVICHANDRAN, HARI K.

Examiner

Aaron D Matthew

Art Unit

2114

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 9-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 9-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 January 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. Claims 9-19 have been examined.
2. Claims 13-19 are objected to because of the following informalities:
 - Claim 13 has been mistakenly labeled as claim "12".
 - Lines 11-12 of claim 13 are confusing. Examiner suggests changing lines 11-12 to read, "...and the time stamp signal indicating when the second high-speed memory miss signal is active."

Appropriate correction is required.

Claims 14-19 are objected to based on their dependence on claim 13.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2114

3. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell, (U.S. 5,564,015), and further in view of Roeber et al, (U.S. 5,682,328).

Bunnell teaches a method for monitoring an execution of a program, the method comprising the steps of:

- a. Obtaining a first instruction including a first address, (see col. 6, lines 54-56; a memory access instruction inherently includes an address);
- b. Searching a first memory device for an entry associated with the first address, (see again, col. 6, lines 54-56);
- c. When the entry in the first memory device does not exist, generating at least one probe signal, ("cache miss signal"), indicating a miss entry in the first memory device, (see col. 6, lines 58-61); and
- d. Generating a temporal identifier signal that is associated with the cache miss signals, (note col. 4, lines 44-49, wherein a clock signal is associated with the cache miss signals).

Bunnell fails to teach that the probe signal and the temporal identifier signal are then stored in memory.

Roeber et al teaches a method for monitoring and analyzing system activity by recording event data along with time information associated with said event data, (see col. 3, lines 30-33 and col. 1, lines 33-35). Roeber et al, therefore, teaches the

Art Unit: 2114

step of storing a temporal identifier signal and a probe signal, (or event data signal), in memory.

Bunnell and Roeber et al are analogous art because they are from the same field of endeavor, viz., monitoring the performance of a system by logging event data.

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious to include the step of storing the time and cache miss signals generated in Bunnell in the method taught by Bunnell, in view of the system disclosed in Roeber et al, which teaches the motivation for the storing of such information. Roeber et al teaches that time and event data should be stored in memory so that the record of events can be later analyzed to determine what actions took place at what times within the computer program being observed, (note col. 1, lines 35-39). One of ordinary skill in the art would have been motivated to store the time and cache miss signals generated in Bunnell, in view of Roeber et al, in order to enable future analysis of cache miss activity in the system.

4. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell, in view of Roeber et al, as applied to claim 9 above, and further in view of Levine et al, (U.S. 6,067,644).

Art Unit: 2114

Regarding claim 11, Bunnell, in view of Roeber et al, as has already been shown, teaches the steps of:

- searching a first memory device for an entry associated with the first address, (step b),
- when the entry in the first memory device does not exist, generating at least one probe signal indicating a miss entry in the first memory device, (step c), and
- generating a temporal identifier signal that is associated with the probe signals, (step d).

Bunnell, in view of Roeber et al, fails to teach the steps of, after step (d):

- searching a second memory device for an entry associated with the first address,
- when the entry in the second memory device does not exist, generating at least one probe signal indicating a miss entry in the second memory device, and
- generating a temporal identifier signal that is associated with the probe signals.

Levine et al teaches a method of monitoring the execution of instructions in a program, including the steps of checking a second cache in the event that an entry in the first cache does not exist, (see col. 1, lines 57-61 and col. 2 lines 1-3).

Levine et al, Bunnell and Roeber et al are analogous art because they are all from the same field of endeavor, viz., monitoring and analyzing events in a computer system.

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious to include the steps of checking a second cache, in view of Levine et al, in the event that data is not located in the first cache, in the method taught by Bunnell in view of Roeber et al. Levine et al teaches that multiple caches can be used to improve system performance. In a memory hierarchy scheme, data that is most frequently accessed is held in the smaller, and thus faster, memory of the first cache. Data that is less frequently accessed can then be held in a larger, and thus slower, memory of a second cache, and data that is infrequently accessed can be held in the largest, and thus slowest, system memory, (see col. 1, lines 64-67). Data that is more frequently accessed, therefore, is access more efficiently – improving performance. One of ordinary skill in the art would have been motivated to include a second cache in the method disclosed in Bunnell, in view of Roeber et al, in order to improve system performance. Moreover, one of ordinary skill in the art would have considered it obvious to perform the same steps in checking the second memory device as were performed in checking the first.

Art Unit: 2114

7. Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell, and further in view of Roeber et al, and Levine et al.

Regarding claim 13, Bunnell teaches a method for monitoring an execution behavior of a program, comprising:

- Generating probe signals representative of memory access misses occurring in a processor, (see col. 6, lines 58-61);
- Receiving the probe signals and associating a temporal identifier signal with the probe signals, (note col. 4, lines 44-49, wherein a clock signal is associated with the cache miss signals); and
- Generating a first high-speed memory miss signal, (see col. 6, lines 58-61), a first high-speed memory miss count signal, (see col. 4, lines 49-53, and col. 9, lines 5-6), and a time stamp signal, (see col. 4, lines 44-45), the first high-speed memory miss signal indicating a miss in a first high-speed memory, the first high-speed memory miss count signal representing a number of misses in the first high-speed memory, and the time stamp signal indicating when the first high-speed memory miss signal is active.

Bunnell fails to teach:

- Storing the temporal identifier signal and the probe signals; and
- Generating a second high-speed memory miss signal, a second high-speed memory miss count signal, and a time stamp signal, the second high-speed

memory miss signal indicating a miss in a second high-speed memory, the second high-speed memory miss count signal representing a number of misses in the second high-speed memory, and the time stamp signal indicating when the second high-speed memory miss signal is active.

Roeber et al teaches a method for monitoring and analyzing system activity by recording event data along with time information associated with said event data, (see col. 3, lines 30-33 and col. 1, lines 33-35). Roeber et al, therefore, teaches the step of storing a temporal identifier signal and a probe signal, (or event data signal), in memory.

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious to include the step of storing the time and cache miss signals generated in Bunnell in the method taught by Bunnell, in view of the system disclosed in Roeber et al, which teaches the motivation for the storing of such information. Roeber et al teaches that time and event data should be stored in memory so that the record of events can be later analyzed to determine what actions took place at what times within the computer program being observed, (note col. 1, lines 35-39). One of ordinary skill in the art would have been motivated to store the time and cache miss signals generated in Bunnell, in view of Roeber et al, in order to enable future analysis of cache miss activity in the system.

Levine et al teaches a method of monitoring the execution of instructions in a program, including the steps of checking a second cache in the event that an entry in the first cache does not exist, (see col. 1, lines 57-61 and col. 2 lines 1-3).

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious to include the steps of checking a second cache, in view of Levine et al, in the event that data is not located in the first cache, in the method taught by Bunnell, and to subsequently utilize the teachings of Bunnell to analyze cache miss activity associated with second cache memory access attempts. Levine et al teaches that multiple caches can be used to improve system performance. In a memory hierarchy scheme, data that is most frequently accessed is held in the smaller, and thus faster, memory of the first cache. Data that is less frequently accessed can then be held in a larger, and thus slower, memory of a second cache, and data that is infrequently accessed can be held in the largest, and thus slowest, system memory, (see col. 1, lines 64-67). Data that is more frequently accessed, therefore, is accessed more efficiently – improving performance. One of ordinary skill in the art would have been motivated to include a second cache in the method disclosed in Bunnell, in view of Roeber et al, in order to improve system performance. Moreover, one of ordinary skill in the art would have considered it obvious to perform the same steps in analyzing cache miss activity associated with the second memory device as were performed in analyzing cache miss activity associated with the first.

Regarding claim 14, see Bunnell, col. 6, lines 52-61. Bunnell teaches generating probe signals in response to a memory access miss signal when executing a specified instruction (i.e. a CPU 28 data request instruction).

5. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell, in view of Roeber et al, as applied to claim 9 above, and further in view of Razban, (U.S. 5,289,587).

Bunnell, in view of Roeber et al, fails to teach that step (a) includes the step of incrementing a program counter with the first instruction, and fails to teach that step (c) includes the step of generating a second probe signal indicating a content of the program counter.

Razban teaches a method of monitoring system activity including the step of sending a signal indicating the content of a program counter. Razban teaches that content of the program counter is provided upon execution of each instruction, (see col. 4, lines 35-38), and that the program counter value is incremented when a new instruction is initiated, (see col. 4, lines 31-34). Razban also teaches that the program counter value is sent in the event of a cache miss, (note col. 4, lines 18-22 and 53-61).

Razban, Bunnell and Roeber et al are analogous art because they are all from the same field of endeavor, viz., methods for monitoring system progress or performance.

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious, in view of Razban, to increment a program counter when initiating an instruction, and include a signal containing the program counter value in the event of a cache miss, in the method disclosed in Bunnell in view of Roeber et al. Razban teaches that, when monitoring a system for bugs, one of the most important elements of information to be traced is the value of the program counter, (see col. 1, lines 30-35). This value allows the monitoring system to follow the sequence of instruction execution in the program operating the system, to better be able to identify a bug in the process with a specific instruction, (see col. 1, lines 39-42). One of ordinary skill in the art would, therefore, have been motivated to include a program counter in the method of Bunnell, in view of Roeber et al, and the steps of incrementing the program counter with the initiation of an instruction and sending the program counter value along with the cache interrupt signal, in order to enable a monitoring system to identify the cache interrupt event with the specific instruction.

6. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell, in view of Roeber et al, as applied to claim 9 above, and further in view of Mahalingaiah et al, (U.S. 5,933,626).

Bunnell, in view of Roeber et al, fails to teach a step of, before step (b):

- searching an address storage device for an entry associated with the first address,
- when the entry in the address storage device does not exist, generating at least one probe signal indicating a miss entry in the address storage memory device, and
- generating a temporal identifier signal that is associated with the probe signal.

Mahalingaiah et al teaches a method for tracing microprocessor instructions that comprises searching a TLB for an entry associated with an address, and responding to a TLB miss event, (see col. 16, lines 29-29). The TLB is an address storage device that stores the virtual-to-physical translations of the most recently accessed data blocks.

Mahalingaiah et al, Bunnell, and Roeber et al are analogous art because they all are from the same field of endeavor, viz., methods for monitoring instructions and processes in a computer system.

At the time of applicant's invention, one of ordinary skill in the art, as has already been shown, would have considered it obvious, in view of Bunnell and Roeber et al, to search a memory device for an entry associated with an address, and generate time and cache miss signals if the entry does not exist. One of ordinary skill would have also considered it obvious to use an address storage device, as taught in Mahalingaiah et al, in the method disclosed in Bunnell, in view of Roeber et al. The TLB disclosed in Mahalingaiah et al, provides a more efficient means of storing those addresses that were most recently accessed. If the data associated with an address is very large, efficiency can be improved in a caching system by storing only a new physical address location, in a TLB, that is associated with the most frequently or recently accessed data. Replacing address entries in the TLB would require less processing power than replacing data entries in a cache. One of ordinary skill in the art would, therefore, have been motivated to include the steps of searching an address storage device for an entry associated with a first address, before searching a first memory device, in order to improve efficiency in the system. Moreover, one of ordinary skill would have considered it obvious to check the address storage device with the same method used to check the first memory device.

7. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell in view of Roeber et al and Levine et al, (hereinafter referred to as Bunnell-

Roeber-Levine), as applied to claim 13 above, and further in view of Razban and Mahalingaiah et al.

Regarding claims 15 and 16, Bunnell-Roeber-Levine teaches:

- Generating probe signals recording a cache miss when executing a specified instruction, (see Bunnell, col. 6, lines 52-61); and
- Generating an identification signal indicating a miss in the cache, (see Bunnell, col. 6, lines 58-61), a cache miss count signal representing an accumulative count of cache misses, (see Bunnell, col. 4, lines 49-53, and col. 9, lines 5-6), and a time stamp signal when the cache miss signal is activated, (see col. 4, lines 44-45).

Bunnell-Roeber-Levine fails to teach:

- Generating a program counter signal; and
- Generating those signals indicated above in response to a TLB miss rather than a cache miss.

Razban teaches a method of monitoring system activity including the step of sending a signal indicating the content of a program counter. Razban teaches that content of the program counter is provided upon execution of each instruction, (see col. 4, lines 35-38), and that the program counter value is incremented when a new instruction is

initiated, (see col. 4, lines 31-34). Razban also teaches that the program counter value is sent in the event of a cache miss, (note col. 4, lines 18-22 and 53-61).

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious, in view of Razban, to increment a program counter when initiating an instruction, and include a signal containing the program counter value in the event of a cache miss, in the method disclosed in Bunnell-Roeber-Levine.

Razban teaches that, when monitoring a system for bugs, one of the most important elements of information to be traced is the value of the program counter, (see col. 1, lines 30-35). This value allows the monitoring system to follow the sequence of instruction execution in the program operating the system, to better be able to identify a bug in the process with a specific instruction, (see col. 1, lines 39-42).

One of ordinary skill in the art would, therefore, have been motivated to include a program counter in the method of Bunnell-Roeber-Levine, and the steps of incrementing the program counter with the initiation of an instruction and sending the program counter value along with the cache miss signal, in order to enable a monitoring system to identify the cache miss event with the specific instruction.

Mahalingaiah et al teaches a method for tracing microprocessor instructions that comprises searching a TLB for an entry associated with an address, and responding to a TLB miss event, (see col. 16, lines 29-29). The TLB is an address storage

Art Unit: 2114

device that stores the virtual-to-physical translations of the most recently accessed data blocks.

At the time of applicant's invention, one of ordinary skill in the art, as has already been shown, would have considered it obvious, in view of Bunnell-Roeber-Levine, and further in view of Razban, to search a memory device for an entry associated with an address, and generate program counter, time stamp, miss count, and cache miss signals if the entry does not exist. One of ordinary skill would have also considered it obvious to use an address storage device, as taught in Mahalingaiah et al, in the method disclosed in Bunnell-Roeber-Levine, in view of Razban. The TLB disclosed in Mahalingaiah et al, provides a more efficient means of storing those addresses that were most recently accessed. If the data associated with an address is very large, efficiency can be improved in a caching system by storing only a new physical address location, in a TLB, that is associated with the most frequently or recently accessed data. Replacing address entries in the TLB would require less processing power than replacing data entries in a cache. One of ordinary skill in the art would, therefore, have been motivated to include the steps of searching TLB for an entry associated with a first address, before searching a first memory device, in order to improve efficiency in the system. Moreover, one of ordinary skill would have considered it obvious to analyze TLB misses using the same method used to analyze cache misses in Bunnell-Roeber-Levine, in view of Razban.

Regarding claim 17, see Bunnell, col. 4, lines 49-53, and note the discussion above relating cache miss analysis to TLB miss analysis.

8. Claims 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell in view of Roeber et al and Levine et al, (hereinafter referred to as Bunnell-Roeber-Levine), as applied to claim 13 above, and further in view of Razban.

Regarding claim 18, Bunnell-Roeber-Levine teaches the method of claim 13, wherein:

- The program executes on a processor, (see Bunnell, col. 6, lines 40-51);
- The processor includes a first high-speed memory, the first high-speed memory generating a first high-speed memory miss signal, (see Bunnell, col. 6, lines 52-61); and
- A probe logic unit, (see Bunnell, col. 3, lines 57-58), generates a first high-speed memory miss signal indicating a miss in the first high-speed memory, (see Bunnell, col. 6, lines 58-61), a first high-speed memory miss count signal representing a number of misses in the first high-speed memory, (see Bunnell, col. 4, lines 49-53), and a time stamp signal when the first high-speed memory miss signal is activated, (see col. 4, lines 44-45).

Art Unit: 2114

Bunnell-Roeber-Levine fails to teach that the processor includes a program counter, (though, inclusion of a program counter with a processor would be considered obvious to one of ordinary skill in the art), and that the probe logic unit generates a program counter signal.

Razban teaches a method of monitoring system activity including the step of sending a signal indicating the content of a program counter. Razban teaches that content of the program counter is provided upon execution of each instruction, (see col. 4, lines 35-38), and that the program counter value is incremented when a new instruction is initiated, (see col. 4, lines 31-34). Razban also teaches that the program counter value is sent in the event of a cache miss, (note col. 4, lines 18-22 and 53-61).

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious, in view of Razban, to increment a program counter, included in a processor, when initiating an instruction, and include a signal containing the program counter value in the event of a cache miss, in the method disclosed in Bunnell-Roeber-Levine. Razban teaches that, when monitoring a system for bugs, one of the most important elements of information to be traced is the value of the program counter, (see col. 1, lines 30-35). This value allows the monitoring system to follow the sequence of instruction execution in the program operating the system, to better be able to identify a bug in the process with a specific instruction, (see col. 1, lines 39-42). One of ordinary skill in the art would, therefore, have been motivated

to include a program counter in the method of Bunnell-Roeber-Levine, and the steps of incrementing the program counter with the initiation of an instruction and sending the program counter value along with the cache miss signal, in order to enable a monitoring system to identify the cache miss event with the specific instruction.

Regarding claim 19, see Bunnell, col. 4, lines 49-53.

Response to Arguments

9. The amendment to the specification is accepted by the examiner, and the objection to the drawings is hereby withdrawn.
10. The examiner acknowledges applicant's submittal of a Terminal Disclaimer to obviate the provisional double patenting rejection over co-pending application serial no. 09/593,112. The provisional double patenting rejection is hereby withdrawn.
11. Applicant's arguments, filed 11/22/2004, have been fully considered but they are not persuasive.

Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically

pointing out how the language of the claims patentably distinguishes them from the references.

Regarding claims 9-12, the applicant argues that, "Bunnell and Roeber, taken alone or in combination, do not teach or suggest a method for monitoring an execution of a program which includes the steps of: (1) obtaining a first indication including a first address; (2) searching a first memory device for an entry associated with the first address; (3) when the entry in the first memory device does not exist, generating at least one probe signal indicating a miss entry in the first memory device; (4) generating a temporal identifier signal that is associated with the probe signals; and (5) storing the temporal identifier signal and the probe signals in memory, all as required by claim 9." The examiner respectfully disagrees.

Regarding claim 9, Bunnell teaches a method for monitoring an execution of a program, the method comprising the steps of:

- a. Obtaining a first instruction including a first address, (see col. 6, lines 54-56; a memory access instruction inherently includes an address);
- b. Searching a first memory device for an entry associated with the first address, (see again, col. 6, lines 54-56);
- c. When the entry in the first memory device does not exist, generating at least one probe signal, ("cache miss signal"), indicating a miss entry in the first memory device, (see col. 6, lines 58-61); and

- d. Generating a temporal identifier signal that is associated with the cache miss signals, (note col. 4, lines 44-49, wherein a clock signal is associated with the cache miss signals).

Bunnell fails to teach that the probe signal and the temporal identifier signal are then stored in memory.

Roeber et al teaches a method for monitoring and analyzing system activity by recording event data along with time information associated with said event data, (see col. 3, lines 30-33 and col. 1, lines 33-35). Roeber et al, therefore, teaches the step of storing a temporal identifier signal and a probe signal, (or event data signal), in memory.

At the time of applicant's invention, one of ordinary skill in the art would have considered it obvious to include the step of storing the time and cache miss signals generated in Bunnell in the method taught by Bunnell, in view of the system disclosed in Roeber et al, which teaches the motivation for the storing of such information. Roeber et al teaches that time and event data should be stored in memory so that the record of events can be later analyzed to determine what actions took place at what times within the computer program being observed, (note col. 1, lines 35-39). One of ordinary skill in the art would have been motivated to store the

time and cache miss signals generated in Bunnell, in view of Roeber et al, in order to enable future analysis of cache miss activity in the system.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aaron D Matthew whose telephone number is (571) 272-3662. The examiner can normally be reached on Mon-Fri, from 8:00 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W Beausoliel can be reached on (571) 272-3645. The fax phone

Art Unit: 2114

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Aaron D Matthew
Examiner
Art Unit 2114

ADM


DIEU-MINH LE
PRIMARY EXAMINER